A picture of Raimund Kirner

Raimund Kirner

  • Office Hours (Sprechstunde):
    • Tuesday, 14:00 - 15:00, or by appointment
  • Email:
  • Phone:
    • (+43 1) 58801 / 18223
  • Fax:
    • (+43 1) 586 91 49


This page is not maintained anymore. Please switch to my new homepage.


Raimund Kirner is a research and teaching assistant at the Institut für Technische Informatik, Real-Time Systems Group at the Vienna University of Technology. He has studied Computer Science at TU Vienna and received the Dipl.-Ing. (Master's) degree in 2000. He received the Dr.techn. (PhD) degree from TU Vienna in 2003 with Prof. Peter Puschner as research advisor.

[ Research ] [ Publications ] [ Teaching ] [ Links ] [ News ] [ # ]

Research

The research interests of Raimund Kirner include the following topics:

Worst-Case Execution Time Analysis
The worst-case execution time (WCET) of a program is the maximum execution time it can take on a concrete target hardware. The knowledge of the WCET of tasks is crucial for the design of real-time systems. Only if safe upper bounds for the WCET of all time-critical tasks have been established, it becomes possible to verify the timeliness of the whole real-time system.
Compiler Support for WCET Analysis
Due to undecidability the calculation of the WCET requires the provision of additional control flow information (flow facts). For convenience of the developers the flow facts have to be provided at source-code level. But the WCET analysis has to be performed at object-code level to obtain tight results. Therefore, it is necessary by the compiler to transform the flow facts from source-code to object-code level. The flow facts have to be transformed in case of control-flow changing code optimizations performed by the compiler.
Predictable Computer Architectures
WCET analysis is quite complex on modern computer systems. Modern processors that contains features like pipelines or caches maintain an internal state to improve peak performance. Modelling this internal state exactly to calculate a tight WCET value is often infeasible. The infeasibility comes from the state explosion due to input-data-dependent control flow and cache states. The development of more predictable software and hardware concepts will reduce the complexity of WCET analysis. Specific programming paradigms can help to reduce the complexity of control-flow path analysis.
Verification of Embedded Systems
Systematic testing is becoming increasingly important in the development of embedded systems. Within our research we focus on techniques to automate the generation of test cases using formal techniques like model checking.

Presentations available online:

Raimund Kirner is a member of the IEEE Computer Society, the ACM, and the Austrian Computer Society (OCG).

Publications

Publications and research reports are described in the publication page.

Teaching

Information about the currently supervised courses can be found at TUWIS.

Selected contributions of students to the courses "Ausgewählte Kapitel der Technischen Informatik" are collected in an online journal.

Links

News


[ Top ] [ Back to People ] [ Institute ]

This page was last updated on June 30th 2006 by raimund @ vmars.tuwien.ac.at