[ main ] [ back ]

62/2006 : Fault-Tolerant Distributed Clock Generation in VLSI Systems-on-Chip

RR Number
62/2006
Conference
Sixth European Dependable Computing Conference (EDCC-6)
Author(s)
Matthias Fuegger, Ulrich Schmid, Gottfried Fuchs, Gerald Kempf
Abstract
This paper introduces a simple fault-tolerant tick generation algorithm based on Srikanth & Toueg's consistent broadcast primitive that can be directly implemented in VLSI using asynchronous digital logic. The need for adaption originates from two peculiarities of hardware implementations: (i) Fine-grained parallel asynchronous computations, which undermines the concept of atomic steps common to all distributed computing models, and (ii) very limited resources, which makes even apparently simple operations prohibitively costly. We prove that the resulting algorithm is correct, and derive performance metrics like worst case precision and accuracy. Moreover, we outline the major building blocks of our synthesizable VHDL implementation and provide some measurement results from our FPGA prototype. Our results hence provide the required basis for investigating robust alternatives to synchronous clocking in VLSI Systems-on-Chip and similar applications.
Bibtex
@article{ fuegger:2006-62,
  author =       "Matthias Fuegger and Ulrich Schmid and Gottfried Fuchs and Gerald Kempf",
  title =        "Fault-Tolerant Distributed Clock Generation in VLSI Systems-on-Chip",
  journal =      "Sixth European Dependable Computing Conference (EDCC-6)",
  year =         "2006",
  month =        "Oct."
}
Download
Get paper.pdf - Adobe PDF-format, (391.5996 KB; posted at July 09 2013; )

[ main ] [ back ]