28/2007 : Time-Predictable Task Preemption for Real-Time Systems with Direct-Mapped Instruction Cache

RR Number

28/2007

Conference

10th IEEE International Symposium on Object-oriented Real-time distributed Computing (ISORC'07)

Author(s)

Peter Puschner

Abstract

Modern processors used in embedded systems are becoming increasingly powerful, having features like caches and pipelines to speedup execution. While execution speed of embedded software is generally increasing, it becomes more and more complex to verify the correct temporal behavior of software, running on this high-end embedded computer systems. To achieve time-predictability the authors introduced a very rigid software execution model with distribution being realized based on the time-triggered communication model. In this paper we analyze the time-predictability of a preempting task-activation, running on a hardware with direct-mapped instruction caches. As one result we analyze why a task-preemption driven by a clock interrupt is not suitable to guarantee time-predictability. As a second result, we present a time-predictable task-preemption driven by an instruction counter.

Bibtex

@InProceedings{Kirner:ISORC2007,
  author = 	 {Raimund Kirner and Peter Puschner},
  title = 	 {Time-Predictable Task Preemption for Real-Time Systems
                  with Direct-Mapped Instruction Cache},
  booktitle = 	 {Proc. 10th IEEE International Symposium on Object-oriented 
                  Real-time distributed Computing},
  year = 	 {2007},
  address = 	 {Santorini Island, Greece},
  month = 	 {May}
}

Download

Get rr-2007-28_isorc07.pdf - Adobe PDF-format, (123.97 KB; posted at October 09 2007)