29/2007 : Modeling the Function Cache for Worst-Case Execution Time Analysis

RR Number

29/2007

Conference

44th ACM Design Automation Conference (DAC'07)

Author(s)

Martin Schoeberl

Abstract

Static worst-case execution time (WCET) analysis is done by modeling the hardware behavior. In this paper we describe a WCET analysis technique to analyze systems with "function caches", a special kind of instruction cache that caches whole functions only. This cache was designed with the aim to be more predictable for the worst-case than existing instruction caches. Within this paper we developed a cache analysis technique for the function cache. One of the new concepts of this analysis technique is the "local persistence" analysis, which allows to precisely model the function cache.

Bibtex

@InProceedings{Kirner:DAC2007,
  author = 	 {Raimund Kirner and Martin Schoeberl},
  title = 	 {Modeling the Function Cache for Worst-Case
                  Execution Time Analysis},
  booktitle = 	 {Proc. 44th ACM Design Automation Conference},
  year = 	 {2007},
  address = 	 {San Diego, California},
  month = 	 {Jun.}
}

Download

Get rr-2007-29_dac07.pdf - Adobe PDF-format, (145.28 KB; posted at April 18 2007; )