[ main page ] [ back ]

4/2009 : Error Containment in the Presence of Metastability

RR Number
4/2009
Comment
http://drops.dagstuhl.de/opus/volltexte/2009/1923/pdf/08371.SteiningerAndreas.Paper.1923.pdf
Conference
Proc. Dagstuhl Seminar on Distributed Algorithms in VLSI Chips (Seminar #08371)
Author(s)
Andreas Steininger
Abstract
Error containment is an important concept in fault tolerant system design, and techniques like voting are applied to mask erroneous outputs, thus preventing their propagation. In this presentation we will use the example of DARTS, a fault-tolerant distributed clock generation scheme in hardware, to demonstrate that metastability is a substantial threat to error containment. We will illustrate how metastability can originate and propagate such that a single fault may upset the system. The main conclusion is that modeling efforts on all design levels are definitely required in order to mitigate and quantify the deteriorating effect of metastability on system dependability.
Bibtex
@InProceedings{steininger:DSP:2009:1923,  
 author ={Andreas Steininger},  
 title ={Error Containment in the Presence of Metastability},  
 booktitle ={Fault-Tolerant Distributed Algorithms on VLSI Chips }, 
 year ={2009},  editor ={Bernadette Charron-Bost and Shlomi Dolev and Jo Ebergen and Ulrich Schmid}, 
 number ={08371}, 
 series ={Dagstuhl Seminar Proceedings}, 
 ISSN ={1862-4405}, 
 publisher ={Schloss Dagstuhl - Leibniz-Zentrum fuer Informatik, Germany}, 
 address ={Dagstuhl, Germany}, 
 URL ={http://drops.dagstuhl.de/opus/volltexte/2009/1923}, 
 annote ={Keywords: Metastability, fault tolerance, clock generation}}
Download

[ main page ] [ back ]